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In recent years, interest has developed for implementing electronics using fl exible, foldable, and even stretchable materials; the potential applications of such technologies include consumer products ranging from fl exible/elastic displays to skinlike electronics. [ 1 ] Although it remains impractical to fabricate electronic components directly using soft materials, it is possible to connect an array of (rigid) component and subcircuit islands using fl exible/stretchable interconnects to achieve system-level fl exibility or conformability. [ 1 , 2 ] The components can be interconnected via a compliant substrate [1] [2] [3] [4] [5] or via a wiring mesh. [6] [7] [8] One of the primary challenges associated with the implementation of these systems is the limitation to integration density of the electronics when only a single layer of interconnects is used. To address this limitation, dual-layer interconnects have been fabricated (e.g., on fl exible parylene substrates). [ 9 ] Another major challenge is the achievement of robust electrical connections between the soft material and rigid components or substrate. This bonding issue has signifi cantly hindered the practical utility of fl exible/stretchable electronics.
We have addressed these two challenges to create stretchable electronics by developing fabrication techniques that enable reliable multilayer interconnects both within an elastic polydimethylsiloxane (PDMS) substrate and between the PDMS and a rigid substrate. This interconnect technology addresses the challenge of integration density by providing multiple layers of wiring in the fl exible PDMS device. The PDMS-torigid-substrate interconnect facilitates robust, high-density electrical connections between the two materials. Taken together, these two integral parts facilitate a new high-density bonding method called " via bonding "-because an inclined via is used as part of the multilayer interconnect. This multilayer via-bonding technology facilitates high-density, module-level integration of electronic components in an integrated multilayer composite.
The key to our via-bonding technology is the combination of a lift-off method, which requires an anisotropic metal-deposition process, with an innovative inclined-via technique. Figure 1 illustrates the method for fabricating multilayer interconnects within PDMS or between PDMS and another substrate. Such lift-off methods-because of their cleanness and process compatibility-are conventionally used in the patterning of thinfi lm metal features on PDMS. [ 10 , 11 ] In order to implement multilayer interconnects both within PDMS and between PDMS and another substrate, we have created a process for fabricating vias with inclined sidewalls through the PDMS. The inclined sidewalls are essential to provide electrical connections between the conductors on different layers. Because we use a liftoff method [ Figure 1 (a) ], we must use anisotropic metal deposition to create the gold conductors on the PDMS. Vias with vertical sidewalls would fail to make electrical connections between conducting layers because the anisotropic deposition would not result in metal on the sidewalls. The thin gold fi lm deposited on the recessed slope of inclined vias, however, functions to electrically bridge two conducting layers.
To fabricate the inclined vias, we use projection exposure in photolithography, which involves far-fi eld aperture diffraction [ 12 ] [ Figure 1 (b) ]. In this method, collimated light passing through a micro-hole (100 μ m diameter) diffracts and casts a Gaussian-like intensity profi le on an image plane placed at a distance ( > 1 mm) away from the photomask. When a thick negative photoresist layer is placed at the image plane, the exposure results in a tapered post. A similar approach has been used previously in backside exposure of thick negative photoresist to create tapered SU-8 pillars. [ 13 ] We use this confi guration to modulate the UV light intensity distribution in the exposure process of thick negative photoresist to make sacrifi cial posts with a tapered shape. In Figure 1 (c)(i), when the thick negative photoresist layer is positioned at the image plane in Figure 1 . Well-defi ned spinning and curing recipes ensure that the PDMS prepolymer disperses to a layer thickness smaller than the height of sacrifi cial posts and that the prepolymer clears off the top of sacrifi cial posts. [ 14 ] The second conducting layer is fabricated using the same liftoff method [ Figure 1 By iterating the steps in Figure 1 (c), additional interconnected conducting layers can be fabricated subsequently. The "substrate" denoted in Figure 1 (c) can be either PDMS or other rigid materials, such as silicon, glass, printed circuit board (PCB), etc. For a PDMS substrate, multilayer interconnects are made within the PDMS. For rigid materials, via bonds are fabricated on the rigid substrate and subsequent multilayer interconnects are fabricated using PDMS layers to facilitate increased integration density.
We fabricated the inclined vias as shown in Figure 2 . We demonstrated that the sidewall slope of the sacrifi cial posts can be controlled by adjusting UV light exposure dose [ Figure 2 
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and to gold traces on the glass through inclined vias. Because PDMS cured on glass, silicon, or PCB bonds strongly to that substrate, the inclined-via-based interconnects (i.e. via bonds) between PDMS and the rigid substrate can form reliable highdensity multilayer electrical connections on the rigid substrate. The total thickness of the device in Figure 3 (a) and Figure 3 (b) is 100 μ m, which includes a 70 μ m PDMS base layer and three 10 μ m PDMS insulation layers. The thin gold lines on different conducting layers are all 100 μ m wide. To verify the viability of the wiring and of the multilayer interconnect, we implemented circuits to power three LEDs, one connected to each wiring layer, and demonstrated the device's ability to illuminate each LED and to withstand large deformation while maintaining its electrical functionality.
High-density, elastic interconnect for electronics is one of the primary potential applications of our multilayer via-bonding technology. In Figure 4 , we show cross-sectional schematics for two example systems. Various components-including PCBs, prefabricated silicon integrated circuits (ICs), and thin fi lm discrete components-embedded on multiple component layers can be connected electrically through multilayer via bonds to achieve a module-level circuit. The components can be stamped or printed on respective component layers. In the fi rst example system [ Figure 4 (a)], components are embedded and interconnected in PDMS to form stacked 3D islands. This architecture can maximize the system-level stretchability similar to the electronic-skin architecture. [ 1 , 2 ] In the second example [ Figure 4 (b)], embedded components are not stacked, resulting in decreased stretchability but increased design fl exibility as a result of easier wire routing. The resulting elastic, multi-chip module (MCM) can interface with external circuits through exposed connections on the embedded PCBs. Such an elastic MCM may be rolled into a scroll or folded and thus forms a more compact 3D circuit. Similar to the electronic skin architecture, [ 1 , 2 ] the as a result of the low contrast profi le of light intensity on the image plane [ Figure 1 (b) ]. The resolution of the resulting devices is 10 μ m width for gold lines and 10 μ m base diameter for inclined vias (given a 10 μ m PDMS encapsulation layer). The aspect ratio of the inclined via (defi ned as the via base diameter vs. the via depth) must be between 5:1 and 1:5 to ensure successful fabrication and electrical performance.
As shown in Figure 3 , we fabricated devices that include interconnections between three layers of wiring within the PDMS [ Figure 3 strengthened by brief oxygen plasma treatment of the rigid substrate before applying PDMS coating), via bonds on the rigid components are expected to be strong enough to withstand a signifi cantly large amount of strain, and thus should not be the elastic MCM can withstand mechanical deformation because the deformation is taken up largely by the exposed polymer substrate between the islands. [ 2 ] Because cured PDMS bonds to most rigid materials strongly (the bonding can be improved or The recess depth of a via is determined by the height of the sacrifi cial post, and this height needs to be made slightly higher than the desired thickness of the PDMS insulation layer.
locations for causing mechanical failure during deformation, as had previously been revealed by the study from Lacour et al. on "glued" components. [ 2 ] More detailed mechanical analyses are needed to determine the mechanical performance of such a multilayer composite during deformation.
In conclusion, two major challenges associated with stretchable electronics-(i) increasing integration density and (ii) improving electrical bonding-have been addressed by our innovative multilayer via-bonding technology. The resulting elastic MCM architecture provides a high-density, module-level solution for numerous potential applications.
Experimental Section
Lift-off Method : The sample is fi rst briefl y treated in oxygen plasma to activate the substrate . Sequentially, the uncured sample is left at room temperature for one hour, baked on a 60 ° C hotplate for one hour, and then baked in a 90 ° C oven for two hours. The resulting encapsulation thickness is approximately 10 μ m, except at the areas closely surrounding the sacrifi cial posts [ Figure 1 (c)(iii) ]. To effectively remove the sacrifi cial posts, a brief RIE (plasma thermal reactive ion etching) descum process is fi rst applied to remove any potential thin PDMS residues on top of sacrifi cial posts. [ 15 ] The sample is then immersed in acetone for approximately 10 min to remove the scrifi cial posts [ Figure 1 (c)(iv) ]. Finally, a lift-off process is used to pattern a new conducting layer to complete the via bonding [ Figure 1 (c)(v) ]. Two key points for creating the inclined via are worthy of emphasizing: (1) A 1mm glass slide is placed between the photomask and NR5-8000 layer [ Figure 1 (c)(i)], and approximately 2/3 of standard exposure dose (i.e. 14 mJ cm − 2 for 1 μ m-thick fi lm) is used during UV
